Regviz

Silicon Labs /EFR32MG21A020F1024IM32 /FRC_S /FCD3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FCD3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/FRC_S/FCD3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0WORDS0BUFFER 0 (INCLUDECRC)INCLUDECRC 0 (CALCCRC)CALCCRC 0SKIPCRC 0 (SKIPWHITE)SKIPWHITE 0 (ADDTRAILTXDATA)ADDTRAILTXDATA 0 (EXCLUDESUBFRAMEWCNT)EXCLUDESUBFRAMEWCNT

Description

No Description

Fields

WORDS

No of Words in sub-frame
BUFFER

Buffer to Access
INCLUDECRC

Include CRC
CALCCRC

Calculate CRC
SKIPCRC

Skip First Words in CRC Calculation
SKIPWHITE

Skip data whitening in this subframe
ADDTRAILTXDATA

Add trailing TX data in this subframe
EXCLUDESUBFRAMEWCNT

Exclude subframe from WCNT

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data